Abstract-In this paper we present the correlation of CdTe solar cell performance with capacitance-voltage hysteresis, defined presently as the difference in capacitance measured at zero-volt bias when collecting such data with different pre-measurement bias conditions. These correlations were obtained on CdTe cells stressed under conditions of 1-sun illumination, open-circuit bias, and an acceleration temperature of approximately 100 ºC.
INTRODUCTION
Polycrystalline CdS/CdTe thin film solar cells have demonstrated small-area, laboratory efficiencies of 16.5% [1] . The highest reported efficiency for CdTe modules in [2] is 10.9% though this value is nearly a decade old. Higher performance levels for industrial products based on CdTe are likely but not openly disseminated for strategic reasons. In addition to considerable research addressing efficiency, recent work has focused on the intrinsic durability of these thin film semiconductor devices. The effects of back contact and doping strategies have been heavily researched for example [3, 4, 5] . This is driven by the inherent difficulty in fabricating ohmic contacts on wide band gap, p-type CdTe. More recently, the detrimental effects of localized shunts [6] , the general effects of polycrystalline thin film micro-nonuniformities [7] , and cell fabrication details revealed through factorial, design-ofexperiment research [8] have been openly presented.
The basic structure of a thin film CdS/CdTe solar cell is that of a glass superstrate design in which light passes through a conducting/insulating (buffer) oxide film layer stack deposited on glass. Most laboratory and industrial cells use tinoxide (SnO 2 ) for these layers, though there is considerable interest in more advanced stannate materials (Cd 2 SnO 4 and ZnSnO x ). Once transmitted through the glass/TCO/buffer superstrate, light is then absorbed in the n-CdS/p-CdTe heterojunction structure which provides the field necessary for separating photo-generated carriers. A back contact structure completes the cell. A schematic of this basic design is shown in Figure 1 . In order to ascertain the long term reliability of modules based upon CdS/CdTe, cells of this basic design were exposed to 1-sun illumination under open-circuit, V oc , bias and acceleration temperatures of 60 -120 ºC for times exceeding 1000 hours [9] . Under field-use conditions, series-connected cells nominally see voltages somewhat less than V oc , thus, open-circuit conditions represent an additional form of acceleration.
In this study, two dominant degradation mechanisms were identified in the temperature range studied. As shown in Fig. 2(a) , between 60-80 ºC, an activation energy of 2.94 eV was measured and was attributed to S-outdiffusion from the CdS layer into the CdTe based upon a reported value of 2.8 eV for bulk diffusion of S in CdTe [10] . This assertion was also based upon the observation of Kirkendall-like voiding of the CdS layer in cells that underwent stress. In the temperature range 100-120 ºC, an activation energy of 0.63 eV was determined which agreed well with the reported value of 0.67 eV for Cu diffusion in CdTe [11] .
Since cell efficiency, η%, is determined by the equation:
(where Φ inc , the incident power density is typically normalized to a solar value of 100 mW/cm 2 ), a correlation analysis Δη% versus changes in V oc , short-circuit current density, J sc , and fill factor, FF, during stress testing as a function of stress temperature was performed. This analysis is shown in Figure  2 (b). The moderate correlation of η% with J sc seen at lower stress temperatures is due to reduced optical attenuation associated with S-outdiffusion from the CdS. The most important variable affecting η% at all temperatures, approaching a near ideal correlation at 120 ºC, was FF. FF represents the efficiency by which photons absorbed in a solar cell are collected by a combination of field and diffusion-limited collection mechanisms. Within the space-charge, photogenerated electrons and holes are swept towards the n and psides of the junction respectively by the built-in field. In the quasi-neutral region, carrier diffusion length determines whether they are collected. Recombination of carriers before collection is the greatest impediment to improving the overall performance, primarily V oc , for these cells.
The fundamental current-density, J, and voltage, V, behavior of a solar cell is represented by: (2) where J SCR , J QNR , and J ph represent recombination currents in the space-charge and quasi-neutral regions of the cell, as well as the photo-generated current, while R s and R sh represent series and parallel (shunt) resistance losses. J SCR and J QNR are further represented by the following:
where J o1 and J o2 are further dependent upon minority carrier transport properties.
In the third quadrant, maximum power output is achieved by maximizing the term, J ph , and minimizing the first three terms in (2) , often referred to collectively as the "forward" current. Each of the forward current terms contributes to decreased cell performance. It should be noted that the recombination currents, J QNR , and J SCR are themselves dependent upon resistive effects as shown in (3) and (4).
The loss parameters J QNR , J SCR , R s , and R sh can be determined graphically or by direct modeling with programs like Pspice. Using the latter approach, the percent contribution each parameter contributes to the forward current (and thus loss) in the power quadrant for a laboratory made 14.4% CdS/CdTe solar cell is shown in Fig. 3 . The results shown in Fig. 3 use a model-fitted value of 3 ohms*cm 2 for R s which is a reasonable upper value observed during stress testing of these cells [9] . As seen in this figure, recombination occurs mostly in the space-charge except near V oc where recombination in the quasi-neutral region, i.e., between the depletion width and back contact begins to dominate. Note that resistive contributions for both effectively go to zero at V oc where J = 0 in equations (3) and (4).
The effect of addressing recombination within the quasineutral region is shown in Fig. 4 . Shown in this figure is the Pspice model simulation used to extract the loss mechanisms shown in Fig. 3 along with actual cell data in a conventional J-V diagram. In this case J o1 and J o2 equal 3e -16 and 1e -09 A/cm 2 respectively. Having obtained a good fit, the model is then perturbed by simulating conditions where recombination is removed in either the space-charge (J o2 ~ 0) or quasi-neutral (J o1 ~ 0) regions. As can be deduced from Fig. 4 , improving CdTe material quality within the depletion width (space-charge) does not improve cell performance. However, an additional 60 mV (0.82 to 0.88) can result if recombination in the quasi-neutral region is reduced. The results of this fundamental calculation make understanding the depletion width position important when determining why FF changes during stress testing of cells. With this goal in mind, a new technique for collecting capacitance-voltage (C-V) data quickly during accelerated stress testing was developed [12] . This technique collects capacitance data first in a reverse direction (rev) voltage scan followed by a subsequent, forward direction (fwd) scan. This approach yields two distinct C-V curves as shown in Fig. 5 for representative cells with and without Cu added intentionally as a dopant during back contact fabrication. [13] . The decrease in W d (since it can be so easily explained by doping) is not surprising. What is less obvious is the large degree of hysteresis associated with the introduction of Cu. When Cu is not intentionally added (Cu is well-known to be a naturally occurring trace impurity in CdTe for instance), we see little indication of hysteresis within our experimental error. This has been confirmed in every cell made in which Cu was intentionally absent. The presence of Cu introduces significant hysteresis in which W d measured during the second (fwd) scan is always lower than the value of W d determined during the first (rev) scan.
Hysteresis in C-V measurements on polycrystalline thin film cells is also regularly reported by others [14, 15] in which the authors attribute this to the presence of deep states. The basis for this possibility is explained in more detail in [12] .
Recently however, capacitance transients were used by Enzenroth, et al. [16] and Lyubomirsky, et al. [17] to determine the diffusion parameters of mobile Cu i + ions in CdTe and CuInSe 2 cells and materials based upon a transient ion drift (TID) method first developed by Heiser and Mesli [18] . In particular, Enzenroth used the TID approach to quantify an increase in mobile Cu i + as a function of increased Cu added during cell fabrication. The presence of mobile charge, in particular, Cu i + , is thus plausible as an explanation for the effects shown in Fig. 5 .
II. EXPERIMENTAL DESIGN
Two sets of CdS/CdTe cells were fabricated in which the only difference between sets were the TCO/buffer structure used. In one set, a conventional bi-layer SnO 2 structure consisting of undoped (insulating) and doped (conducting) SnO 2 /Corning 7059 borosilicate glass superstrates were used to grow CdS/CdTe devices. SnO 2 layers were grown by chemical vapor deposition (CVD) of tetramethyltin with bromotrifluoromethane (CBrF 3 ) added when F-doping was required. Cells using these superstrate structures will be referred to as cSnO 2 /iSnO 2 cells. In the other set, cadmium (CTO) and zinc (ZTO) stannate materials were used as the conducting and buffer layer oxides. Stannate superstrate structures were fabricated by sputtering CTO and ZTO onto unheated borosilicate glass substrates with subsequent 650 ºC anneals in He used to obtain the best optical and electrical properties. CdS and CdTe layers were deposited by chemical bath deposition (CBD) and close-spaced sublimation (CSS) respectively. Both sets used Cu-doped graphite prior to Ag paste metallization. Further details regarding the fabrication of cells can be found in references [1] and [19] .
Performance data using standard J-V scans were made on cells after fabrication and during subsequent stress testing with a current-calibrated Oriel solar simulator. C-V measurements were performed in the dark at room temperature using an Agilent 4294A Precision Impedance Analyzer operated manually at 100 kHz with a 50 mV oscillation voltage. Capacitance data was collected by scanning voltage in two directions. Immediately upon applying a voltage of +0.5 V forward bias, capacitance was measured as voltage was quickly swept (~3 s) in a reverse (rev) direction to -1.5 V where bias was maintained for exactly 5 m. During the subsequent forward (fwd) sweep back to +0.5 V, capacitance data was again collected.
For stress testing, cells were placed glass-side up, under an Atlas CPS+ solar light source (~AM 1.5; 1-sun) in machined Al blocks designed to keep the cells at V oc bias. Cell temperature was set at 100 ºC. At times equal to 1, 4.4, 10, 28, 73, and 115 hrs cells were removed and allowed to relax in the dark for 12-24 hrs. After measurements of J-V and C-V, cells were again placed under stress.
Some problems with temperature control were encountered during this test. It is very likely that actual stress temperatures exceeded 100 ºC though the design of the Al blocks insured that all cells were at identical temperature.
III. RESULTS AND DISCUSSION
The performance of cells, both initially as well as during stress testing are discussed in [12] . The uniformity of initial performance in cells grown on the SnO 2 -based superstrates was very good. The highest performance achieved with this substrate was V oc = 0.832, J sc = 23.2, FF = 71.8, and η% = 13.8. In contrast, considerable variation in performance was observed when using the CTO/ZTO superstrates. Some cells exhibited very high R s due to cracking of the CTO/ZTO layers. However, the best performance (V oc = 0.827, J sc = 24.6, FF = 71.1, η% = 14.5) was obtained using the CTO/ZTO substrate. CTO/ZTO cell durability was also inferior to the cSnO 2 /iSnO 2 cells. This has been a somewhat consistent observation when testing CTO/ZTO cells fabricated at NREL. The durability of CTO/ZTO cells is determined however by both TCO and cell processing conditions and some discussion of this is presented in [12] .
Of interest to this paper was the correlation observed between C-V hysteresis and cell performance during stress. Hysteresis is defined as the difference in W d at V = 0 between reverse and forward direction scans, i.e., W d,rev -W d,fwd . Fig. 6 summarizes the variation of hysteresis with stress time as well as the correlation between V oc and FF with hysteresis. During stress, hysteresis was observed to increase as cell performance decreased. This increase with stress is shown in Fig. 6(a) . The correlation of hysteresis with both V oc and FF (shown in Fig. 6 (b) and 6(c) respectively) was also apparent. Fig. 6(b) and 6(c) .
The origin of capacitance hysteresis during stress is not presently clear. Recent TID research suggesting an ionic basis is further supported by the early work by Snow, et al, who used hysteresis to measure ionic transport in insulting films [20] . In the context of this experiment, an ionic explanation would infer an important result. Since cells fabricated using the different TCO structures used identical Cu-doped back contacts, then the additional hysteresis shown in Fig. 6(a) for CTO/ZTO cells must be associated with the introduction of additional ions. In this case, the likely source would be from either the CTO or ZTO layers. C-V measurements are capable of detecting changes in charge below 10 15 cm -3 and thus, this technique might be a useful way to measure ionic changes in the spacecharge of cells in a non-destructive, and easily implementable way during stress testing. For example, the durability, in particular, chemical reactivity of new TCOs and buffers could be evaluated in such a fashion prior to costly scale-up of such structures in module manufacturing.
Similarly, the effectiveness of various diffusion barriers to mitigate Na + diffusion from soda-lime glasses might also be evaluated in such a fashion.
Regardless, an understanding of how best to interpret prebias dependent determinations of either W d,fwd or W d,rev are important since again, this is a key metric in understanding FF. The correlation of η% with FF is extremely high for both initial performance as well as performance during stress testing.
IV. SUMMARY
An easy-to-implement, quick, and non-destructive technique was demonstrated for obtaining capacitance hysteresis measurements in thin-film polycrystalline solar cells. Initial results on CdS/CdTe solar cells stressed at approximately 100 ºC show a strong correlation between capacitance hysteresis (defined in this study as the difference in depletion width at V=0) with cell V oc and FF was shown. The origin of this hysteresis, whether electronic or ionic, is unclear though past work suggests an ionic nature. The technique shows potential for being an important diagnostic tool for understanding why FF in these cells change with stress. 
